

FIG. 2




FIG. 3




FIG. 4a




FIG. 4b

500

514 Adder

516 Storage Array

502 allocation identifiers

504 Allocation Bound

506 Comparator

512 Output Selector

518

510 Instruction Requirements

520

1

2

3

4

508

FIG. 6. Block diagram of a storage array system. Instruction Requirements (620) are input to a Variable Shifter (602) and a Storage Array (600). The Variable Shifter (602) outputs to the Storage Array (600). The Storage Array (600) is divided into columns (606, 608, 610) and rows (612). The Storage Array (600) outputs to allocation identifiers (604). The allocation identifiers (604) are connected to Allocation Bound (618) via Comparators (614).




FIG. 7

2025 RELEASE UNDER E.O. 14176




FIG. 8




FIG. 9




Figure 10: Effect of number of reorder buffer entries on clock rate for the three sequencers